
MAX11040K/MAX11060
24-/16-Bit, 4-Channel, Simultaneous-Sampling,
Cascadable, Sigma-Delta ADCs
27
Maxim Integrated
DIN
B15 B14 B13 X
X B10 B9 B8
B7 B6 B5 B4 B3 B2 B1 B0
SCLK
DOUT
HIGH-Z
CASCOUT0
(CASCIN0 = 0)
CASCOUT1
CASCOUT2
CASCOUT3
CASCOUT4
CASCOUT6
CASCOUT5
CASCOUT7
X = RESERVED
CS
Figure 15. Data Rate Controller Register Write Operation Timing Diagram for Eight Cascaded Devices